Lets get started finding your next job :]
Apply Now
Posted labels are maintained by the listing system and do not independently confirm that a vacancy is still available. Verify with the employer before applying.
Based on the listing, this role has moderate exposure to AI replacement within five years. Routine, rules-based digital tasks face automation risk; work requiring judgment, trust, physical presence, or accountability is less exposed. This is an estimate, not a guarantee.
Estimated from recurring task phrases in this listing; actual outcomes depend on the work, employer, and how AI is adopted.
No specific task signals were detected in the listing; the outlook defaults to moderate.
Check out our CV ATS scanner and see how well your next application may perform in the applicant tracking system Kepler Communications uses for FPGA Digital Design Engineer.
Draft a one-page letter for FPGA Digital Design Engineer at Kepler Communications from your CV. Download it as PDF, DOCX, or TXT.
Rewrite your master resume for FPGA Digital Design Engineer at Kepler Communications with ATS-friendly keywords from this listing.
Practice with a calm hiring manager for FPGA Digital Design Engineer at Kepler Communications. Questions are read aloud; answer by voice or text.
Enter skills separated by commas. Your list is saved in this browser only and is not sent until you use the AI matcher below. View saved jobs · Full CV match
Senior Program Manager
Applicants are expected to have a solid experience in handling Program Management Office · Program Management related tasks
Senior Infrastructure Security Specialist
Applicants are expected to have a solid experience in handling Operations · Security related tasks
Assembly Technician
Applicants are expected to have a solid experience in handling Manufacturing · Production related tasks
Software Engineering Intern (January 2027)
Applicants are expected to have a solid experience in handling Internships & Co-ops · Internship related tasks